



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/749,913	12/29/2003	Jaroslav Sydir	Intel-013PUS	1409
7590 09/29/2009 Daly, Crowley & Mofford, LLP c/o PortfolioIP P.O. Box 52050 Minneapolis, MN 55402			EXAMINER HOMAYOUNMEHR, FARID	
			ART UNIT 2439	PAPER NUMBER
			MAIL DATE 09/29/2009	DELIVERY MODE PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

### Office Action Summary

**Application No.**

10/749,913

**Applicant(s)**

SYDIR ET AL.

**Examiner**

Farid Homayounmehr

**Art Unit**

2439

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 10 July 2009.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 42-78 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 42-78 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SI/ICE)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 7/10/2009 has been entered.
2. This action is responsive to communications: application, filed 12/29/2003; amendment filed 7/10/2009.
3. The text of all prior office actions are hereby incorporated by reference.
4. Claims 42 to 78 are pending, all of which are new. Claims 42-78 have been examined. Claims 1-41 are cancelled.

***Information Disclosure Statement***

5. Information Disclosure Statement dated 7/10/2009 has been considered. Please see attached form PTO-1449.

***Response to Arguments***

6. Applicant's argument is moot in view of following new rejections.

***Claim Rejections - 35 USC § 112***

7. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

8. Claim 51 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Claim 51 is directed to authenticating unciphered data blocks. There is no support in the specification for such feature.

***Claim Rejections - 35 USC § 103***

9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

10. Claims 42, 44-45, 48-53, 55-56, 58, 60, 62, 63, 65-70, 72-77 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ohta et al. (US 2002/0083317) hereinafter called Ohta, in view of Tardo (US 7,082,534)

10.1. Claims 1 disclose a processor, comprising: a crypto unit configured to process processing contexts, each processing context configured to process a respective data packet at a time and to store cipher keys and algorithm context associated with processing the data packet (Ohta Paragraph [0012] teaches plural cipher processing units and paragraph [0046] teaches different cipher algorithms used to encrypt/decrypt the data. This would correspond to the "plurality of processing contexts"), each processing context comprising authentication of the at least one packet (paragraph [0046] and [0011] show that when a packet requires authentication and/or encryption, it will be routed to an authentication processing unit and/or encryption processing unit. Therefore, when a packet requires authentication, it will be assigned a processing context to perform authentication. Naturally, performing cipher operations requires storing the cipher key and associated algorithm);  
the crypto unit comprising:  
a cipher core configured to cipher data received; (Ohta Figure 12 and associated text show a plurality of cipher cores (303a and 303b) and a plurality of authentication buffers (304a and 304b))

Ohta teaches authentication cores configured to authenticate the ciphered data in Figure 12, Authentication Processing Unit 305a and 305b and associated text in paragraph [0104]. Ohta also teaches authentication buffers (Data Block Accumulation Unit) connected to authentication cores as shown in figures 2, 3, 10, 12, 13, 16, or 18 and their associated text. Ohta does not teach but Tardo teaches, at least two authentications cores each implementing a different authentication algorithm as shown in Figures 2 and 3 and explained in column 4 lines 48-67 through column 5 lines 1-36. Figure 2 shows 2 authentication engines MD5 225 and SHA1 227. Figure 3 and associated text teach choosing the authentication engine based on the encryption as in column 5 lines 25-29. It would be obvious to one of ordinary skill in the art at the time of invention to use 2 different authentication algorithms of Tardo in two different authentication cores of Ohta. The motivation to combine would be that in paragraph [0046] of Ohta it states that the authentication algorithm includes HMAC-MD5-96 and HMAC-SHA-1-96. Therefore, as shown in Ohta the authentication cores include different algorithms) and requiring a different authentication algorithm block size (Tardo col. 7 lines 20-40. Also Tardo col. 4, lines 1-14 suggests using authentication and ciphering protocols, such as MD4, MD5, etc. which require different block sizes. Tardo also refers to the text book Applied Cryptography, for different authentication and encryption algorithms. The book provides many examples of authentication algorithms with different block sizes); and

an authentication buffer connected to the cipher core (see above or Ohta figures 2 or 12 and associated text) comprising buffer elements, each buffer element storing

data corresponding to a respective one of the processing contexts (Figure 12 shows two buffers and two authentication processing units. Note also that as stated before, each packet requiring authentication will be stored (buffered) in a data accumulation unit until it is ready for encryption), and having a size that is at least as large as a largest authentication algorithm block size implemented by the authentication cores, the authentication buffer configured to store the ciphered data and provide the ciphered data to the authentication cores each in an amount based on the corresponding authentication algorithm implemented. (Ohta Figure 12, Data Accumulation Unit 304a and 304b; paragraph [0011] states "a data block accumulation unit that outputs the accumulated amount to the authentication processing unit when it reaches the smallest data block size for the authentication processing". Note further that Ohta teaches breaking a packet to smaller fragments and processing each fragment based on an encryption or authentication algorithm (see figures 1 and 2 and associated text), and storing fragments in buffers before they are ready for processing. It would be only logical to have a buffer size that is large enough to accommodate the largest block size (fragment)).

10.2. Claim 44 discloses the processor according to claim 42, wherein one of the authentication cores processes data in 16-byte blocks and another one of the authentication cores processes data in 64-byte blocks. (The rejection of claim one above and also, Ohta paragraph [0016] teaches outputting blocks of data to the

encryption and authentication processors in multiples of 8 bits, which would include all processor blocks in claims 44 and 45.)

10.3. Claim 45 discloses the network processor according to claim 42, wherein crypto unit further comprises cipher cores configured to cipher data and authentication buffer comprises authentication buffer elements (Ohta figure 12 shows multiple encryption processing units and multiple data block accumulation units).

10.6. Claim 48 discloses the network processor according to claim 45, wherein one of the cipher core cores processes data in 8-byte blocks and another one of the cipher cores processes data in and/or 16-byte blocks. (The rejection of claim one above and also, Ohta paragraph [0016] teaches outputting blocks of data to the encryption and authentication processors in multiples of 8 bits, which would include all processor blocks in claims 44 and 45.)

10.7. Claim 49 discloses processor of claim 45 wherein the number of processing contexts does not equal a number of the cipher cores (processing contexts are comprised of a combination of authentication processing and/or encryption processes with the associated buffers, as shown in Ohta paragraph [0042]. Therefore, the system assigns a processing context for a packet, which may or may not require authentication. Therefore, the number of processing contexts is not equal to the number of authentication cores when a packet only requires encryption. Note also that as



mentioned above, and according to Tardo's teachings, the system of Ohta in view of Tardo may include several authentication cores, each corresponding to a different authentication protocol, and therefore, the number of authentication cores may not be equal to number of processing contexts. Ohta in view of Tardo teach the number of cipher cores unequal to the number of processing contexts the same way as it teaches the number of authentication cores unequal to processing contexts).

10.8. Claim 50 discloses the processor of claim 49 wherein the number of the plurality of processing contexts is six, a number of the buffer elements is six, the number of the plurality of cipher cores is four and the number of the authentication cores is five (Ohta in view of Tardo teaches a system with a plurality of buffers, each corresponding to each processing context and a flexible number of authentication and cipher cores (not necessarily equal to the number of processing contexts, as discussed in claims 1 and 36). Therefore, barring any unexpected results, it would have been obvious to the one skilled in art to have six processing contexts, with a buffer each, and four cipher cores, and five authentication cores. Note that the examples shown in the applicant's specification are just example scenarios, and no special feature or advantage is named with regards to those specific numbers for buffers, processing context, cipher cores, or authentication cores).

10.9. Claim 51 discloses the processor of claim 42, wherein the authentication buffer is configured to receive unciphered data and to provide unciphered data to one of the

authentication cores in the amount based on an authentication algorithm implemented (see rejection of claim 42, and note that Ohta figure 1 shows an option where the encryption is not performed (branch "NO" of item 701), which represents unciphered data input for authentication).

10.10. As per claim 52, the requirements are substantially the same as claims 42-51 above. Note that Ohta figure 12 shows connection pathways connecting different elements, and therefore teaches a first and second bus connecting the elements.

10.11. As per claim 62, Ohta paragraph 89 teaches a configuration that the device is also a router.

10.12. As per claims 73, 74 and 75, Ohta in view of Tardo teaches ciphering data received in a first cipher core and using a first algorithm, because as shown in rejection of claim 42, the system includes ciphering cores and performs ciphering and authentication using multiple algorithms.

10.13. As per claim 76, Ohta paragraph 8 teaches parallel processing of packets.

10.14. As per claims 53, 55-56, 58, 60, 63, 65-70, 72, 77-78, the requirements are substantially the same as claims 42, 44-45, 48-52, 62, 73-76 above.

11. Claims 46, 47, 54 and 61 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ohta et al. (US 200210083317) in view of Tardo (US 7,082,534), and further in view of Corder (US 7,069,447).

11.1. As per claims 46 and 47, Ohta and Tardo teach claim 45. However, Ohta in view of Tardo does not teach a connection using a multiplexer device. Ohta teaches connections using a data path connection switching unit as in paragraph [0013].

Corder teaches authentication and encryption buffers and units connected with a multiplexer in column 7 lines 1-21.

Ohta in view of Tardo and Corder are analogous art, as they are directed to security systems performing encryption and authentication comprising processors and buffers connected via data paths. At the time of invention, it would have been obvious to use multiplexer devices as connection paths for connecting authentication and encryption buffers as taught by Corder to connect processors and buffers in Ohta in view of Tardo. The motivation to do so is providing various, flexible connection paths between elements, as suggested by Ohta paragraph [0129], where it teaches that the data path connection switching unit is used to provide various paths flexibly combined to fully take advantage of the multiple units. Therefore it would be obvious to one of ordinary skill in the art at the time of invention that this same inherent property of a multiplexer would be an alternate choice.

11.2. As per claims 54 and 61, the requirements are substantially the same as claims 46 and 47 above.

12. Claims 43, 57, 59, 64, and 71 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ohta et al. (US 2002/0083317) and Tardo (US 7,082,534), and further in view of "Speculation Techniques for Improving Load Related Instruction Scheduling", published in 1999, herein referred to as Spe.

12.1. Claim 43 discloses the processor according to claim 42.

Ohta in view of Tardo does not teach processing contexts are configured to allow latency of loading cryptographic key material and packet data to be hidden by pipelining loading of the packet data and the key material into a first portion of the plurality of processing contexts with processing of the packet data in a second portion of the plurality of processing contexts.

Spe teaches processing contexts are configured to allow latency of loading cryptographic key material and packet data to be hidden by pipelining loading of the packet data and the key material into a first portion of the plurality of processing contexts with processing of the packet data in a second portion of the plurality of processing contexts (Spe section 2.3 shows how downloading different portions of an execution program (packet data and key info as one portion, and processing of packet data as the other portion) into different pipelined banks hides the execution latency).

It would be obvious to one of ordinary skill in the art at the time of invention was made to use pipelining to hide the latency of data within the system of Ohta in view of Tardo, since Spe states at sections 1 and 2.3 that its method minimizes the stall time caused by waiting for missing data, for example the authentication buffer in Ohta.

12.2. As per claims 57, 59, 64, and 71 the requirements are substantially the same as claim 43 above.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Farid Homayounmehr whose telephone number is 571 272 3739. The examiner can normally be reached on 9 hrs Mon-Fri, off Monday biweekly.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Edan Orgad can be reached on (571) 272-7884. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For

Art Unit: 2439

more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Farid Homayounmehr/

Examiner

Art Unit: 2439